Coder Social home page Coder Social logo

Comments (3)

fpgadeveloper avatar fpgadeveloper commented on July 23, 2024

Hi,
Please try downloading the prebuilt boot files and testing them on your hardware. They have been tested on our hardware and with the same SSDs.
Dual design: https://opsero.com/downloads/boot/2020-2/zcu106_hpc0_dual-petalinux-2020-2.tar.gz
Single design: https://opsero.com/downloads/boot/2020-2/zcu106_hpc0-petalinux-2020-2.tar.gz
Please use the Opsero contact form for more support on this.
Jeff

from fpga-drive-aximm-pcie.

CaglayanDokme avatar CaglayanDokme commented on July 23, 2024

Hi Jeff,
Thanks for the quick reply. The prebuilt image works fine. I've got a few questions for you.

I tried to regenerate the Vivado and PetaLinux projects using the scripts you've provided. The Vivado version I use is 2018.3 and the tickle script states that it should be 2018.2. So, I upgraded the tickle file by just modifying the version_required variable. Would it cause a big difference between final products? I guess that the PetaLinux version also differs. Thus, I would be appreciated if you could tell me whether it would be a problem or not.

UPDATE

Using the tickle file of version 2020.2, I had just generated a .bit file in Vivado 2018.3 and packaged it with a proper FSBL and U-Boot binary. Then, I tried to boot the board using the BOOT.bin of mine, and the prebuilt image.ub you've provided. Unfortunately, the board didn't boot. (Stalled after the Xilinx DPDMA engine is probed.) I was actually expecting a successful boot. What would be the reason for the failure?

UPDATE 2

I think I've got some good news. This morning I tried to boot the system with a different configuration which includes the BOOT.bin you'd provided and the kernel image_(device tree and rootfs also)_ I generated. Luckily, the design works well. I managed to detect both of the SSDs with the lspci utility. Therefore, I'm pretty sure that the problem is related to the generation of .bit file.

Thanks.

from fpga-drive-aximm-pcie.

fpgadeveloper avatar fpgadeveloper commented on July 23, 2024

Contact me through the Opsero contact form.

from fpga-drive-aximm-pcie.

Related Issues (20)

Recommend Projects

  • React photo React

    A declarative, efficient, and flexible JavaScript library for building user interfaces.

  • Vue.js photo Vue.js

    🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.

  • Typescript photo Typescript

    TypeScript is a superset of JavaScript that compiles to clean JavaScript output.

  • TensorFlow photo TensorFlow

    An Open Source Machine Learning Framework for Everyone

  • Django photo Django

    The Web framework for perfectionists with deadlines.

  • D3 photo D3

    Bring data to life with SVG, Canvas and HTML. 📊📈🎉

Recommend Topics

  • javascript

    JavaScript (JS) is a lightweight interpreted programming language with first-class functions.

  • web

    Some thing interesting about web. New door for the world.

  • server

    A server is a program made to process requests and deliver data to clients.

  • Machine learning

    Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.

  • Game

    Some thing interesting about game, make everyone happy.

Recommend Org

  • Facebook photo Facebook

    We are working to build community through open source technology. NB: members must have two-factor auth.

  • Microsoft photo Microsoft

    Open source projects and samples from Microsoft.

  • Google photo Google

    Google ❤️ Open Source for everyone.

  • D3 photo D3

    Data-Driven Documents codes.