Comments (4)
I think that maskmax6<=63 for the reasons you pose in the original question. Specifically, because M>0.
Imagine that we remove the M>0 requirement and say that maskmax6 is allowed to be 64. Then tdata2=0x7FFFFFFFFFFFFFFF is legal and that value will match on every single access. That doesn't seem useful. That's why the M>0 requirement was added. That M>0 requirement means that at least one bit must be compared so the maximum mask size cannot mask out all 64 bits (i.e. maskmax6 cannot be 64).
from riscv-debug-spec.
I don't think that maskmax6 is allowed to be greater than 63. If maskmax6=63 and tdata2 is programmed to have the largest allowed mask then we ignore the low 63 bits and compare the upper 1 bit. What would it mean to to have maskmax6=64 and the value 0x7FFFFFFFFFFFFFFF which ignores the low 64 bits and compares the upper 0 bits?
from riscv-debug-spec.
I don't think that maskmax6 is allowed to be greater than 63. If maskmax6=63 and tdata2 is programmed to have the largest allowed mask then we ignore the low 63 bits and compare the upper 1 bit. What would it mean to to have maskmax6=64 and the value 0x7FFFFFFFFFFFFFFF which ignores the low 64 bits and compares the upper 0 bits?
Hi Paul,
thanks for your explanation.
But I can't found any limitation description for maskmax6 on the SPEC.
Is it a implicit limitation ?(maskmax6 must <= 63)
thanks
Micreven
from riscv-debug-spec.
Got it.
Thanks
from riscv-debug-spec.
Related Issues (20)
- A typo in [5.4. Native Triggers] HOT 1
- How to halt or resume multiple harts simultaneously? HOT 4
- Stored value availability to TM in case of AMOs HOT 6
- Hit bit interaction with action conflict when several triggers of the same priority match HOT 3
- How to reset the DM on the first connection on both 0.13 and 1.0 spec versions HOT 7
- Cross Trigger definition in RISC-V HOT 3
- Trigger match on csrrs/csrrc to tdata1 HOT 13
- Why debugger lose control of the hart while executing a program not terminate with an ebreak instruction
- Ambiguous requirement about dmcontrol behavior when dmcontrol.dmactive==0 HOT 2
- Minor typo + Cannot open PR HOT 2
- Multiple mcontrol6 triggers match on same instruction with different actions and timings HOT 1
- Can tselect be written with an invalid index HOT 2
- Value of tinfo when selected trigger does not exist HOT 2
- Missing state names HOT 1
- Are the vs and vu bits in mcontrol6 dependent on misa.h? HOT 2
- make list of implementation options
- Clarify apparent inconsistency of debug version read by registers
- dcsr.cetrig should be WARL HOT 1
- Question about trigger exceptions and other types of exceptions occurring at the same time HOT 8
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from riscv-debug-spec.