In this design, we use pipeline technique with the CPU that supports basic RISC-V ISA. Our basic CPU’s architecture has enough fundamental blocks to ensure that it can work and execute simple instructions. Besides, using branch predictor unit is effective for the CPU to solve many problems when processing many branch instructions with pipeline technique.
sysumixd / design-a-cpu-using-risc-v-isa-with-pipeline-and-branch-predictor-unit Goto Github PK
View Code? Open in Web Editor NEWThis project forked from tuannguyenhoang1911/design-a-cpu-using-risc-v-isa-with-pipeline-and-branch-predictor-unit