eric-souza / johnson-counter Goto Github PK
View Code? Open in Web Editor NEWAn algorithm, developed in Verilog hardware design language (HDL), that implements a Johnson Counter, which counts 2n states if the number of bits is n. This system was developed as a Logical Systems subject exercise (UFMG).