Comments (9)
Right, once it's on the card, the example design will echo back UDP packets sent to it via the QSFP28 port. The readme has a couple of basic tests, you can use netcat, hping, arping, the udp_test.py script, etc.
from verilog-ethernet.
Just load it via JTAG. For the U50, you'll need the special U50-specific JTAG adapter, I think the part number is HW-DMB-1-G.
from verilog-ethernet.
Yes, I have a programming cable that is attached to the u50 card. I can program the FPGA card using this programming cable. But could you let me know how I can test the FPGA logic directly on u50 card.
from verilog-ethernet.
I would like to test and validate the FPGA logic on the u50 card
from verilog-ethernet.
I have programmed the bitfile on the Alveo u50 card via the u50 programming cable. Then I tried to set the IP address for my u50 card using this command arp -s , however even though the card with new IP is detected when I ping there is no response. Then I tried to test the u50 card using the udp_test.py but 0 packets are received. Is there any step that I am missing here? Should I add a 10G NIC card and connect it to the Alveo u50 card?
from verilog-ethernet.
https://github.com/alexforencich/verilog-ethernet/blob/master/example/Alveo/fpga_25g/README.md
from verilog-ethernet.
Hi Alex,
Thanks for sharing the Readme and the IP address details that is configured on the FPGA card.
After programming the bitfile to the u50 card. I tried the netcat command with a text "hello" and then it is stuck, Similarly I see the same behavior with the hping command. How should I proceed further to debug this issue of not receiving the packets echoed back from the FPGA? Sharing the commands lines below for your reference.
(base) liza.joseph@fepc20:~/verilog-ethernet$ netcat -u 192.168.1.128 1234
hello
(base) liza.joseph@fepc20:~/verilog-ethernet$ sudo hping3 192.168.1.128 -2 -p 1234 -d 10
[sudo] password for liza.joseph:
HPING 192.168.1.128 (eno1 192.168.1.128): udp mode set, 28 headers + 10 data bytes
I also observe that the 10G NIC card which is connected to the u50 card is not getting detected after programming the fpga.bit, whereas when I program 10G ethernet example design bitfile the 10G NIC card is getting detected. Could you help me with the debug for this issue?
from verilog-ethernet.
if the link partner NIC is not detecting a link, then it sounds like something is wrong with the FPGA config that's being loaded on the U50. Which design specifically did you build, and specifically what are you using as a link partner? (For example, the 25G version "fpga" will not link-up at 10G, you'll need to build the design in the "fpga_10g" folder as that configures the transceivers for 10G). But you also say that the 10G ethernet example design results in a link up - what is this design? Is this a Xilinx example design?
from verilog-ethernet.
Yes, you are right. I had built the fpga_AU50 which you pointed out that it is 25G version. Now I have built the fpga_AU50_10g folder design and programmed the bitfile on the u50 FPGA card and now the UDP packets are getting echoed back from the FPGA. Thanks for all your help.
Note:
The 10G Ethernet IP example design I used to test the 10G NIC card link status is from below link
https://docs.xilinx.com/r/en-US/Vitis-Tutorials-Hardware-Acceleration/Using-GT-Kernels-and-Ethernet-IPs-on-Alveo
from verilog-ethernet.
Related Issues (20)
- There is no data return in ZCU106 example design HOT 2
- PHY MAC latency HOT 1
- Bug in ssio_sdr_in_diff.v
- Can this IP support 100G Ethernet? HOT 1
- Does this 10G ethernet library use pause frames for flow control? HOT 4
- Misalignment/Deadlock in udp_checksum_gen_64.v
- VCU 128 Support! HOT 3
- ExaNIC_X10 HOT 4
- UDP flow
- UDP flow HOT 1
- How To Trigger ARP Mechanism? HOT 2
- How to simulate and test the verilog-ethernet design? HOT 6
- Unreachable code in ip_eth_tx_64.v HOT 1
- Is there a block diagram available for the UDP echo server design ?
- How to download and install Icarus Verilog in linux environment? HOT 1
- `test_ip_eth_tx_64.py` hangs HOT 4
- Jumbo Frame Support - Not Working HOT 2
- SGMII design in Stratix 10 using Gx bank HOT 6
- Bug in udp_checksum_gen
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from verilog-ethernet.