Coder Social home page Coder Social logo

tsarnadelis / hw2project Goto Github PK

View Code? Open in Web Editor NEW
0.0 1.0 0.0 3.36 MB

Floating point multiplier with rounder, exception handler and assertions in SystemVerilog. Project is part of class HW-2, ECE AUTH.

SystemVerilog 100.00%
assertions exception-handling floating-point floating-point-multiplication floating-point-multiplier rounding systemverilog systemverilog-assertions

hw2project's Introduction

Floating Point Single Precision Multiplier in SystemVerilog

Overview

This project implements a floating point single precision multiplier in SystemVerilog. The implementation is divided into several modules, each handling different aspects of the multiplication process. Additionally, testbenches are provided to verify the functionality and correctness of the multiplier.

Course Info

This project is part of the course Low-Level HW Digital Systems 2

Course Professor: Vasilis Pavlidis

ΤΑ (responsible for the Project): Arisotelis Tsekouras

Repository Structure

The project is organized into three main directories, each corresponding to different exercises or parts of the implementation.

Folder exercise 1

This folder contains the core modules for the floating point multiplication process:

  • fp_mult.sv: The main module that integrates the overall floating point multiplication process.
  • normalize_mult.sv: This module handles the normalization of the result after multiplication.
  • exception_mult.sv: This module manages exceptions that may occur during multiplication, such as overflow, underflow, and invalid operations.
  • round_mult.sv: This module performs rounding on the final result of the multiplication.

Folder exercise 2

This folder includes the testbench for verifying the multiplier:

  • fp_mult_tb.sv: A comprehensive testbench that includes tests for rounding and various corner cases to ensure the robustness of the multiplier.

Folder exercise 3

This folder contains additional test modules to further validate the implementation:

  • test_status_bits.sv: Contains immediate assertions to check the status bits during the multiplication process.
  • test_status_z_combinations.sv: Contains concurrent assertions to validate different status and zero combinations during the operation.

Software

For design and simulation the ModelSim/Questa software from Intel was used.

hw2project's People

Contributors

tsarnadelis avatar

Watchers

 avatar

Recommend Projects

  • React photo React

    A declarative, efficient, and flexible JavaScript library for building user interfaces.

  • Vue.js photo Vue.js

    🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.

  • Typescript photo Typescript

    TypeScript is a superset of JavaScript that compiles to clean JavaScript output.

  • TensorFlow photo TensorFlow

    An Open Source Machine Learning Framework for Everyone

  • Django photo Django

    The Web framework for perfectionists with deadlines.

  • D3 photo D3

    Bring data to life with SVG, Canvas and HTML. 📊📈🎉

Recommend Topics

  • javascript

    JavaScript (JS) is a lightweight interpreted programming language with first-class functions.

  • web

    Some thing interesting about web. New door for the world.

  • server

    A server is a program made to process requests and deliver data to clients.

  • Machine learning

    Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.

  • Game

    Some thing interesting about game, make everyone happy.

Recommend Org

  • Facebook photo Facebook

    We are working to build community through open source technology. NB: members must have two-factor auth.

  • Microsoft photo Microsoft

    Open source projects and samples from Microsoft.

  • Google photo Google

    Google ❤️ Open Source for everyone.

  • D3 photo D3

    Data-Driven Documents codes.