sudeep-dhurua / verilog-to-gate-level-synthesis Goto Github PK
View Code? Open in Web Editor NEWThis Project consist of a first level synthesizer. It will take a Hardware-Description written in Verilog standard (or ****.v) file and convert it into gate level netlist.