- ๐ Hi, Iโm @smosanu
- ๐ Iโm interested in FPGA projects, computer architecture emulation, RISC-V, machine learning / artificial intelligence / generative AI, high performance computing, embedded and IoT systems and applications, and other cool concepts
- ๐ฑ Iโm currently learning and experimenting with generative AI, and trying to contribute from the architecture side of things, plus I'm preparing for technical interviews and working on a paper related to my Ph.D. thesis
- ๐๏ธ Iโm looking for new opportunities, work on AI, computer architecture, FPGA and other related fields
- ๐ซ Reach me on twitter @smosanu or email me.
smosanu / ramulator Goto Github PK
View Code? Open in Web Editor NEWThis project forked from cmu-safari/ramulator
A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, WIOx, HBMx, and various academic proposals. Described in the IEEE CAL 2015 paper by Kim et al. at http://users.ece.cmu.edu/~omutlu/pub/ramulator_dram_simulator-ieee-cal15.pdf
License: MIT License