qusan1 / kryon

FPGA,Verilog,Python

Kryon

FPGA Image Process, Connected Component Analysis-Labeling

This repository contains some verilog codes for Image Process, like image filtering, image smoothing, edge detecting, binary image erosion, dilation, RGB to HSI convertion and Connected Component Analysis-Labeling. The codes are detail commented, read the comments and you will know how to use it.

The Connected Component Analysis-Labeling algorithm here is a FPGA based parallel, pipelined, real time Algorithm. It only need to buffer one line of image data, no DDR needed.

I have writen two articles about these codes, it's in 中文，but google translate is goood enough.

• FPGA Image Processing basic skills - FPGA图像处理基本技巧

• Connected Component Analysis-Labeling algorithm upgrade - FPGA实现的连通域识别算法升级

"CCAL.py" is the source code of the Connected Component Labeling algorithm animation that I made:

• https://youtu.be/UVAxT60HppI
• 连通域识别算法动画演示

"C#"里的"加水印"是一个可以批量给图片文件加很多水印的小软件

"FPGA Ethernet Mac.py" is a FPGA MAC and a simple GUI written in python use MyHDL. It can run on ALINX黑金 AX516 Dev Board. PC can receive Raw Video transmited from FPGA through GBE.

My Photo Album: www.eyeem.com/becomequantum

Email: [email protected]

文章推荐

• 简单的解释什么是意识层次的提升和分裂？什么是扬升？
• 《揭露宇宙》观后感
• 地球是圆的，外星人到处都有，永动机已经造出来了
• 即将到来的范式转变：电池和化石燃料的消失
• 科普宇宙法则-蠢人不知自己蠢
• 科普宇宙法则-超越二元
• 全息分形宇宙二——不需要建造更大的加速器
• 全息分形宇宙十一——主流物理学中的错误
• Nassim Haramein-《The Connected Universe互连宇宙》纪录片
• 克里昂信息汇总

欢迎关注我的订阅号：

Donation

My PayPal: [email protected]

Wechat: