Verilog designs that are parameterized to fit any value of parameter.
pratikbhuran / parameterized-designs Goto Github PK
View Code? Open in Web Editor NEWVerilog designs that are parameterized to fit any value of parameter.
License: GNU General Public License v3.0