Comments (8)
SimTop is for behavior simulation. If you need synthesizable verilog, please use make verilog
to generate top module.
As for module plusarg_reader not found
, please have a look at build
, which should contain plusarg_reader.v and other verilog files.
from xiangshan.
thanks and is top module -> XSTop.v?
from xiangshan.
Yes. It's XSTop, with 3 AXI channels
from xiangshan.
thanks a lot man
from xiangshan.
Done for this
#XiangShan for "vivado hl system edition" 2019.2.1
File -> Project -> New project -> RTL project
Project name: XSTop
Project location: ~/riscv_cpu/XiangShan/build
Create project subdirectory - uncheck
Add Sources:
XSTop.v
plusarg_reader.v
tsmc28_sram.v
Add Constraints: None
Select last part: xqzu29dr-ffrf1760-1M-m
#or
Select last board: Zynq UltraScale+ RFSoC ZCU1285 Characterization Kit
open view [Flow Navigator]
RTL ANALYSIS: Open Elaborated Design -> Schematic (see the circuit)
from xiangshan.
@fatalfeel What's the synthesized frequency of XSTop on your FPGA ?
from xiangshan.
Select last board: Zynq UltraScale+ RFSoC ZCU1285 Characterization Kit
Did you use MinimalConfig of XiangShan? We actually don't test enough on this minimal version. So there may be some functional or timing issues with this version.
from xiangshan.
I did not set synthesized frequency only draw a cpu circuit
because i don't have Zynq UltraScale+ RFSoC ZCU1285
from xiangshan.
Related Issues (20)
- About the meaning of programs in 'ready-to-run' HOT 1
- Issue encountered when compiling FPGA prototype following the official document HOT 1
- "Java heap space" issue when using virtual machine to compile FPGA prototype HOT 2
- issue about kunminghu HOT 4
- Is ExuBlock input connection inconsistent? HOT 1
- What's the behavior when xiangshan cores process fence/cbo.flush instructions? HOT 2
- TileLink to CHI HOT 3
- why the idx for psrc2 here be 1 in renaming? HOT 4
- VCS Simulation cfg HOT 1
- VCS Simulatrion Run Err HOT 6
- Non-Canonical NaN Representation in Double-Precision Results from fmadd.d Instruction HOT 8
- Is there a performance visulation tool, or pipe viewer tool available? HOT 1
- TLB Timing interface not match with MMIO instruction fetch in IFU HOT 1
- About P extension of case generation and nemu simulator HOT 4
- F
- How to flush dirty datas to the Memory? HOT 2
- About getting the 128 bit floating-point function module. HOT 2
- Does XiangShan Support satp Address Translation and PMP Address Protection in M Mode? HOT 7
- How Load Operations Perform Register Indirect Addressing HOT 12
- Unexpected Memory Access Behavior in M-Mode Beyond Defined Address Space and PMP HOT 10
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from xiangshan.