Comments (8)
机器内存有多大?
from xiangshan.
机器内存有多大?
可用内存 15G 左右,以下是 top 的输出
KiB Mem : 16369580 total, 15420432 free, 733028 used, 216120 buff/cache
from xiangshan.
试试把build.sc里面的两个64G都换成15G,看看结果会怎么样?
from xiangshan.
我把 build.sc 里的两个 64G 改成了 15G\12G,但内存依然被耗光了。这次全程盯着 top 输出看,确实是在可用内存降到 100M 以下的时候退出的。这样就确定是内存不足导致的问题了。
我又把 build.sc 里的配置改成了 10G,实际占用大致为 15G 左右。由于实际占用存在上下波动,我的这次构建在内存占用向上波动时又失败了。我个人感觉 build.sc 里配置的大小并不是直接限制了占用的数值,不知道是不是一个已知现象?
最后,我把主机(虚拟机)的内存调到了24G,终于成功了。
from xiangshan.
感谢参考值……
我给ubuntu20.04分配30G内存,build.sc的参数改为10G也可以了 :)
from xiangshan.
riscv64-linux-gnu-gcc:命令未找到
from xiangshan.
riscv64-linux-gnu-gcc:命令未找到
metoo
from xiangshan.
riscv64-linux-gnu-gcc:命令未找到
metoo
No risc-v cross toolchain should be required when make verilog
.
It seems to be irrelevant to this issue. Please open another issue if you believe this is triggered in make verilog
process.
from xiangshan.
Related Issues (20)
- Incorrect Rounding Mode Handling for Specific Cases HOT 2
- Correct NEMU version for nanhu branch of XiangShan HOT 4
- Assertion failed when running EMU on nanhu-G branch HOT 8
- make emu error - Exception in thread "main" java.util.NoSuchElementException: NOOP_HOME HOT 1
- the logic of tlbBundle privilege in dmode HOT 3
- How to use profile function of verilator in XiangShan environment HOT 6
- Using XiangShan to reproduce the example code in RISC-V Architecture Programming and Practice. HOT 6
- Simulation hangs for longer running functions using the vector extension HOT 8
- How are the uncacheable and non-indempotent stores are handled? HOT 4
- How can projects using Chisel 3 and Chisel 5/6 be integrated together? HOT 1
- Is there any interface to flush L2 Cache data HOT 2
- Solution to make FIR elaboration faster
- Can not generate RTL when NUM_CORES >= 3
- 使用命令时遇到错误“已放弃(核心已转储) ” HOT 1
- Eeception while compile using "make emu EMU_THREADS=8 MFC=1 CONFIG=KunminghuV2Config" HOT 1
- Compile Exception while using "make emu EMU_THREADS=8 MFC=1 CONFIG=KunminghuV2Config", HOT 5
- Difftest failed on a RISC-V Vector memcpy workload with misaligned(in vlen granularity, not element) unit stride load HOT 1
- Assertion failed at UserYanker.scala:63 assert (!out.r.valid || r_valid) // Q must be ready faster than the response HOT 1
- make verilog NUM_CORES=4 gets error HOT 7
- In VCS simulation, multi-core simulation of some harts ended prematurely due to incorrect execution of SEQZ instruction HOT 1
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from xiangshan.