Comments (5)
为了运行第一条指令,暂时简单地从freelist中移除0号物理寄存器,问题仍然没有彻底解决
from xiangshan.
重命名表已修复 #53
from xiangshan.
[translate]:The rename table is now all initialized to 0, and all physical registers are in the freelist, and there is no special handling for register 0.
This causes the Dispatch0 phase to find that the source operand (initially 2) is in a busy state after the rename is assigned to physical register 0, waiting to be written back, so the command is stuck in the reserved station and cannot be transmitted.
from xiangshan.
[translate]:In order to run the first instruction, temporarily and simply remove the number 0 physical register from the freelist, the problem is still not completely solved
from xiangshan.
[translate]:Renaming tables has been fixed #53
from xiangshan.
Related Issues (20)
- Incorrect Rounding Mode Handling for Specific Cases HOT 2
- Correct NEMU version for nanhu branch of XiangShan HOT 4
- Assertion failed when running EMU on nanhu-G branch HOT 8
- make emu error - Exception in thread "main" java.util.NoSuchElementException: NOOP_HOME HOT 1
- the logic of tlbBundle privilege in dmode HOT 3
- How to use profile function of verilator in XiangShan environment HOT 6
- Using XiangShan to reproduce the example code in RISC-V Architecture Programming and Practice. HOT 6
- Simulation hangs for longer running functions using the vector extension HOT 8
- How are the uncacheable and non-indempotent stores are handled? HOT 4
- How can projects using Chisel 3 and Chisel 5/6 be integrated together? HOT 1
- Is there any interface to flush L2 Cache data HOT 2
- Solution to make FIR elaboration faster
- Can not generate RTL when NUM_CORES >= 3
- 使用命令时遇到错误“已放弃(核心已转储) ” HOT 1
- Eeception while compile using "make emu EMU_THREADS=8 MFC=1 CONFIG=KunminghuV2Config" HOT 1
- Compile Exception while using "make emu EMU_THREADS=8 MFC=1 CONFIG=KunminghuV2Config", HOT 5
- Difftest failed on a RISC-V Vector memcpy workload with misaligned(in vlen granularity, not element) unit stride load HOT 1
- Assertion failed at UserYanker.scala:63 assert (!out.r.valid || r_valid) // Q must be ready faster than the response HOT 1
- make verilog NUM_CORES=4 gets error HOT 7
- In VCS simulation, multi-core simulation of some harts ended prematurely due to incorrect execution of SEQZ instruction HOT 1
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from xiangshan.