nhatuan87 / uvm-testbench-tutorial-simple-adder Goto Github PK
View Code? Open in Web Editor NEWThis project forked from naragece/uvm-testbench-tutorial-simple-adder
A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology
Home Page: http://colorlesscube.com/uvm-guide-for-beginners/