This repo contains my work in CS613200 Advanced Logic Synthesis which is supervised by Professor Ting Ting-Huang
HW1 is the reflection and experiment on using SIS and ABC with MCNC benchmark.
HW2 is the reflection and experiment on using SAT-ATTACK TOOL.
Final Project is to do the State Assignment with Low Power Dissipation.