Implementation of Microscaling data formats in SystemVerilog.
jianyicheng / mx-for-fpga Goto Github PK
View Code? Open in Web Editor NEWThis project forked from ebby-s/mx-for-fpga
Implementation of Microscaling data formats in SystemVerilog.
License: MIT License