These are the IP submodules planned at the moment:
- apb_slave <- Isaiah
- control_register <- Isaiah
- CRC_control <- John
- NAND_NOR <- John
- XOR_BUF <- Brian
- What have you done recently? (Post interesting plots or schematics or photos)
- What will you do before the next progress check?
- What are you unsure about?