fog-cake Goto Github PK

accelerating-cnn-with-fpga

This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.

ara

The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 0.9, working as a coprocessor to CORE-V's CVA6 core

checkinpanel

一个主要运行在 𝐞𝐥𝐞𝐜𝐕𝟐𝐏 或 𝐪𝐢𝐧𝐠𝐥𝐨𝐧𝐠 等定时面板，同时支持系统运行环境的签到项目（环境：𝑷𝒚𝒕𝒉𝒐𝒏 3.8+ / 𝑵𝒐𝒅𝒆.𝒋𝒔 10+ / 𝑩𝒂𝒔𝒉 4+ / 𝑶𝒑𝒆𝒏𝑱𝑫𝑲8 / 𝑷𝒆𝒓𝒍5）

covid-19

Novel Coronavirus (COVID-19) Cases, provided by JHU CSSE

cva6

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

e200_opensource

The Ultra-Low Power RISC Core

kws-soc

This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.

lede

Lean's OpenWrt source

machine_learning_beginner

机器学习初学者公众号作品

ml-kws-for-mcu

Keyword spotting on Arm Cortex-M Microcontrollers

mobilenet_v1_stm32_cmsis_nn

Mobilenet v1 trained on Imagenet for STM32 using extended CMSIS-NN with INT-Q quantization support

mvision

机器人视觉 移动机器人 VS-SLAM ORB-SLAM2 深度学习目标检测 yolov3 行为检测 opencv PCL 机器学习 无人驾驶

pipecnn

An OpenCL-based FPGA Accelerator for Convolutional Neural Networks

plct-open-reports

PLCT实验室的公开演讲，或者决定公开的组内报告

polaris

RISC-V RV64IS-compatible processor for the Kestrel-3

pynq-classification

Python on Zynq FPGA for Convolutional Neural Networks

qinglong

支持python3、javaScript、shell、typescript 的定时任务管理面板（A timed task management panel that supports typescript, javaScript, python3, and shell）

qnn-mo-pynq

ridecore

RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.

riscv-gnu-toolchain

GNU toolchain for RISC-V, including GCC

riscv-tools

RISC-V Tools (ISA Simulator and Tests)

riscv_vhdl

Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators

rvv-intrinsic-doc

scr1

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

superscalar-riscv-cpu

SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.0 CoreMark/MHz.

wujian100_open

IC design and development should be faster，simpler and more reliable

x-core

an open source 32-bit RISC-V (RV32IM) MCU for Perf-V FPGA Board