Based on the single-cycle CPU simulator, implement a MIPS CPU simulator with memory hierarchy, Translation-Lookaside Buffer (TLB), and virtual page table mechanism.
Design your own test case to verify the functionality of the memory hierarchy configuration.