A basic miner for an Ultra96 development board. This project includes the SystemVerilog files necessary for the project. These synthesize in Vivado, but the project in full is not included here.
This was done for EE382N during the Spring 2022 semester.
The C drivers required for interfacing with this project will be uploaded in a companion repository.