Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.
bulicp / artys7-rpu-soc Goto Github PK
View Code? Open in Web Editor NEWThis project forked from domipheus/artys7-rpu-soc
Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.
License: Apache License 2.0