Comments (3)
Lowest supported version for cocotb-bus is 5.020. And I think the cocotb docs are going to be updated soon to reflect that the lowest supported version is 5.022. So, update verilator and try again.
from verilog-axi.
Thank you so much for this, I have been having issues with verilator and cocotb and I haven't had time to drill down into the problem.
As to compiling verilator, as someone who usually has to work inside corporate walls and doesn't have access to sudo or docker solutions and will be on weirdly supported systems (most EDA machines are RH8 and there has been some dependency issues there over the past 2 years), I have been delighted to find this tool, spack, which allows you to compile tools as a regular user and it compiles the dependencies as you go.
The tool was designed by lawerence livermore for HPC supercomputer work, but I started adding in or updating some of the open EDA tools, so icarus, yosys, verible and verilator. I just got verilator 5.022 added last night and a sim I had hanging now runs.
You can also get all your tools compiled from oss-cad-suite-build but I have had issues trying to get some of them to run on some of my work machines, so the direct compile method using spack is the way to go for me.
from verilog-axi.
I tried with verilator version 5.022.
I observe the same, the test hangs at 50ns.
from verilog-axi.
Related Issues (20)
- About priority_encoder HOT 4
- AXI Reset Signal
- AXI Lite interconnect in N to 1 configuration HOT 2
- axi_interconnect Synthesis HOT 1
- Why assume packet smaller than max burst size when AXI_MAX_BURST_SIZE >=4096? HOT 10
- awready and wready set high in master without slave value
- I met a question about simulation, please some one help me? HOT 2
- about AXI_VFIFO HOT 3
- Q: Do axi_dma_rd and axi_dma_wr support out of order transactions? HOT 2
- about axi_ram design specification
- Q: is there any component for read data out of standard ram/fifo and then transfer the data to axi master HOT 4
- Will unprocessed awvalid signals be stored in AXI Crossbar? HOT 6
- Axi DMA consistently returns DECERR HOT 6
- Timing issues with `axi_dma_wr`
- About width missmatch HOT 2
- about tb HOT 1
- About the solution for deadlocks HOT 14
- Failed to run test for AXI RAM with DATA_WIDTH=64 and ADDR=64 HOT 4
- about axi_ram HOT 2
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from verilog-axi.