zgylzbvm Goto Github PK

apsim

archlabexmaple

NUDT 高级体系结构实验

cachesim

A simulator of Cache

cacti

An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model

cacti-6.0

ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write ports, and it can easily get the simulation result (like frequency, power consumption, and area... etc.).

champsim

ChampSim repository

clio

Clio, ASPLOS'22.

computelibrary

The Compute Library is a set of computer vision and machine learning functions optimised for both Arm CPUs and GPUs using SIMD technologies.

cores-swerv

SweRV EH1 core

cosmos-plus-openssd

Cosmos OpenSSD + Hardware and Software source distribution

dnn_neurosim_v1.3

Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)

dnn_neurosim_v2.1

Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)

dramsim3

DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator

dynamorio

Dynamic Instrumentation Tool Platform

ebook-1

A collection of classic computer science books from Internet

eva-cim

Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020

exam-grading

自动测试评分项目

exams

freshman_guide

FOR FRESHMAN IN NUDT CORE LAB RESEARCH AND CODING TOOLS

gemmbench

Benchmark for generic matrix-matrix multiplication (GEMM)

hackers-delight

Code to accompany Hacker's Delight 2nd Edition by Henry S Warren. PS: Will have my notes etc when I go through it.

infinilm

lin

magis

MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)

mgpusim

MGPUSim

mlp_neurosim_v1.0

Benchmark framework of synaptic device technologies for a simple neural network

mlp_neurosim_v3.0

Benchmark framework of synaptic device technologies for a simple neural network

mmperf

MatMul Performance Benchmarks for a Single CPU Core comparing both hand engineered and codegen kernels.

mpu-sim_distribution

multipim

MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator