yt1969143065 Goto Github PK

alu

axi-crossbar

An AXI4 crossbar implementation in SystemVerilog

chiselpractice

huazhang-cs-books

:books: 华章计算机科学丛书高清扫描

laguage_verilog

ready verilog modules

learning-journey

Chisel Learning Journey

my_scripts

my_tech_learn

openc910

OpenXuantie - OpenC910 Core

pc

plct-open-reports

PLCT实验室的公开演讲，或者决定公开的组内报告

plct-weekly

软件所PLCT实验室在开源领域的不定期简报

randomx

Proof of work algorithm based on random code execution

riscv-dv

Random instruction generator for RISC-V processor verification

riscv-isa-manual

RISC-V Instruction Set Manual

riscv-vector-tests

Instruction tests for risc-v vector extension

rocket-chip

Rocket Chip Generator

rocket-tools

Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)

vim-scala

My work on integration of Scala into Vim - not a ton here, but useful for me.

xiangshan

Open-source high-performance RISC-V processor

xs-env

XiangShan Frontend Develop Environment

yinxing

An open source high-performance RISC-V processor project for high-end embedded field