Comments (1)
Hi @vaughnbetz ,
This was the ABC-related issue I was facing in multi-clock circuit processing. To avoid cross clocking optimization, VTR preprocesses the input netlist, hiding all clock domains except for one at each iteration by turning all the latches of all other clocks into black boxes. If we have a case where the output of the register is directly driving an output port, when the latch turns into the black box and goes through the ABC run, the output port gets removed from the netlist. If all the outputs are registered, in fact, no outputs are left by the time all the passes are done. Above is the description of the issue.
I was not sure, however, who are the related people to include on this issue. Could you please include the people who might be able to help with this?
Thanks,
from vtr-verilog-to-routing.
Related Issues (20)
- [CI] Nightly Test Failures HOT 2
- Passing only Fc max to pin to track map function HOT 8
- Placement Internals Document
- Placement `channel_width_fac`
- [CI] Investigating CI Runners HOT 5
- Remove +1 from wirelength estimate HOT 1
- Fc_override Not Parsed Correctly HOT 1
- Koios Benchmarks Failing With Flat Routing HOT 1
- VPR warning verbosity with timing analysis on and custom routing graphs with isolated clock routing
- VTR format checking / auto-format not checked by CI?
- Make a short coding style guide in the VTR developer guide
- vtr optional documentation showing up at the top of vtr::vector and vtr::vector_map documentation HOT 1
- redundant adders when synthesizing addition with full adders HOT 2
- Placement Constraints not working HOT 8
- [Logging] Incorrect LUT Sizes Circuit Statistic Printing
- [Logging] Overly Verbose Log Messages When Building RRGraph
- [Netlist] Potential Issue When Re-Creating Elements in Atom and Clustered Netlists HOT 2
- if VPR have routing constraint like Xilinx fixed routing
- 3D switch block updates & commenting
- ./kernel/yosys.h:42:10: fatal error: 'map' file not found HOT 3
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from vtr-verilog-to-routing.