tuuyii Goto Github PK

aaa

accelerating-cnn-with-fpga

This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.

arl

lists of most popular repositories for most favoured programming languages (according to StackOverflow)

chisel-bootcamp

Generator Bootcamp Material: Learn Chisel the Right Way

cordic

An implementation of the CORDIC algorithm in Verilog.

cores

Various HDL (Verilog) IP Cores

cortexm0_soc

Cortex M0 based SoC

first-order-model

This repository contains the source code for the paper First Order Motion Model for Image Animation

howtocook

程序员在家做饭方法指南。Programmer's guide about how to cook at home (Chinese only).

hw

RTL, Cmodel, and testbench for NVDLA

imageprocessing100wen

「画像処理100本ノック」中文版本！为图像处理初学者设计的 100 个问题。

openwifi-hw

FPGA/hardware design of openwifi

sm3_core

tuuyii.github.io

verilog-adders

Implementing Different Adder Structures in Verilog

verilog-axi

Verilog AXI components for FPGA implementation

verilog-ethernet

Verilog Ethernet components for FPGA implementation

verilog-pcie

Verilog PCI express components

verilog-practice

HDLBits website practices & solutions

xiangshan

Open-source high-performance RISC-V processor

yolov2_xilinx_fpga

A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard