Welcome to My GitHub Profile! π About Me βΉοΈ I am a recent Electronics Engineering graduate currently upskilling in Digital VLSI Design and Verification at IIIT Bangalore. My passion lies in hardware design and verification, and I am eager to contribute to innovative projects in this field. ππ‘ Skills π οΈ Digital VLSI Design π» Verification Techniques π§ͺ Hardware Description Languages (Verilog, VHDL) π FPGA Programming π Scripting Languages (TCL) π
Projects π:
- SOS Alert System for Women Safety
- Design and Development of a Cost-Effective 3-D Printer
- Design and Verification of a 16-bit RISC-V Processor using Verilog
Currently enhancing my skills in Digital VLSI Design and Verification at the K-VLSI training programme conducted by IIIT Bangalore. Excited to apply my knowledge to real-world projects and collaborate with like-minded individuals. π Contact Me π§ [email protected] Feel free to reach out for collaborations, project ideas, or just to connect! Let's innovate together. π Thank you for visiting my GitHub profile! πβ¨