Name: Muneeb Ulla Shariff
Type: User
Company: Mirafra technologies Pvt Ltd
Bio: I am Muneeb from Bangalore, India. I love coding and creating aesthetic verification architectures. I am dedicated, hardworking and a great team-player.
Location: Bangalore, India
Muneeb Ulla Shariff's Projects
I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.
Convert draw.io documents to jpeg, png, svg, pdf using drawio-batch.
Production repository for the all-new Advantage360 Professional using ZMK engine
AsFigo's opensource SVA IP for APB protocol + SVUnit tests on Verilator
APB UVC ported to Verilator
Verification IP for APB protocol
kjdkfjasjdlfjkasjdf
Verification IP for APB protocol
Describes the best coding practices and guidelines
This repo consists of my work on designing a simple efficient cache mem controller which can control the data between cache and cpu.
The Python programming language
Experimenting the Git and Github lab sessions
Verification IP for GPIO protocol
Verification IP for I2C protocol
Verification IP for I2S Protocol
Verification IP for JTAG protocol
The root repo for lowRISC project and FPGA demos.
Iconic font aggregator, collection, & patcher. 3,600+ icons, 50+ patched fonts: Hack, Source Code Pro, more. Glyph collections: Font Awesome, Material Design Icons, Octicons, & more
Generate address space documentation HTML from compiled SystemRDL input
Converts the SystemRDL data into pdf Register specification
Used for creating the systemverilog header files, which contains the defines for the registers
Generate UVM register model from compiled SystemRDL input
PicoRV32 - A Size-Optimized RISC-V CPU
A terminal filter to colorize output
UVM testbench for verifying the Pulpino SoC
Python basics