Comments (6)
It works for me, can you try to set num_of_sub_program to a small number when you run with small number of instructions? 0-2?
from riscv-dv.
why does this matter?
from riscv-dv.
I am just suspecting if there's any problem with handling subprogram generation when the instruction count is small. Does the program compile with the default link script?
from riscv-dv.
Ok, I'm not sure what is going on - I'm not familiar with our compilation script. it generates linker script automatically and the script almost empty for both cases - long or short test:
OUTPUT_ARCH( "riscv" )
ENTRY(_start)
SECTIONS
{
_end = .;
}
I'm bringing our handlers / startup and exit code now by removing offending pieces by perl script ..
from riscv-dv.
OK, this seems to be problem of your custom link script generation flow? Let me know if this is something related to the section organization in the generated ELF. Please note that there's no .data section in the ELF anymore. All the data section is named specifically by the memory region name.
from riscv-dv.
I am closing this now as it seems to be related to the custom link script. Feel free to reopen it or file a new bug if you feel anything needs to be done in the upstream code base.
from riscv-dv.
Related Issues (20)
- rv64gc failing spike due to exception trap_store_address_misaligned HOT 2
- riscv-dv breaks with riscv64-unknown-elf-gcc version tags 2023.04.18 and up HOT 5
- spike error:free(): invalid pointer: 0xxxxxxx
- Circular dependency within source files
- Error "SolveBeforeMustBeRand" while Elaborating with Dsim tool HOT 2
- Error: unrecognized opcode `csrr x5,0xf14', extension `zicsr' required HOT 8
- Error: illegal operands `sd s11,sub_4_stack_p(s5)'
- How to connect the test to my SV design file, and How do I get the feedback that the test has passed or failed? HOT 1
- Access Exception error while running spike for rv64imac instructions
- can't do riscv_csr_test HOT 1
- How to test Atomic Extension? HOT 3
- Guide lines to enable virtual address translation?
- Can't do S-mode test ( No delegation ) HOT 2
- Randomize CSR in main HOT 6
- Initial mret (from init_supervisor_mode) sends processor to untranslated address
- Request for detailed documentation HOT 1
- Can riscv-dv used with ucb rocket core/boom core? HOT 2
- Can I run this without install any external library?
- Error: illegal operands `sd s11,sub_4_stack_p(s5)'
- Understanding the Role of UVM and Circuit Simulators
Recommend Projects
-
React
A declarative, efficient, and flexible JavaScript library for building user interfaces.
-
Vue.js
🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.
-
Typescript
TypeScript is a superset of JavaScript that compiles to clean JavaScript output.
-
TensorFlow
An Open Source Machine Learning Framework for Everyone
-
Django
The Web framework for perfectionists with deadlines.
-
Laravel
A PHP framework for web artisans
-
D3
Bring data to life with SVG, Canvas and HTML. 📊📈🎉
-
Recommend Topics
-
javascript
JavaScript (JS) is a lightweight interpreted programming language with first-class functions.
-
web
Some thing interesting about web. New door for the world.
-
server
A server is a program made to process requests and deliver data to clients.
-
Machine learning
Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.
-
Visualization
Some thing interesting about visualization, use data art
-
Game
Some thing interesting about game, make everyone happy.
Recommend Org
-
Facebook
We are working to build community through open source technology. NB: members must have two-factor auth.
-
Microsoft
Open source projects and samples from Microsoft.
-
Google
Google ❤️ Open Source for everyone.
-
Alibaba
Alibaba Open Source for everyone
-
D3
Data-Driven Documents codes.
-
Tencent
China tencent open source team.
from riscv-dv.