boenset Goto Github PK

abc

ABC: System for Sequential Logic Synthesis and Formal Verification

also

logic synthesis

amf-placer

AMF-Placer: An open-source analytical mixed-size FPGA placer

chisel3

Chisel 3: A Modern Hardware Design Language

circt

Circuit IR Compilers and Tools

clipper2

Polygon Clipping and Offsetting - C++, C# and Delphi

conv_arithmetic

A technical report on convolution arithmetic in the context of deep learning

datc_robust_design_flow

DATC Robust Design Flow.

dctk

Delay Calculation ToolKit

delaunay-triangulation

Delaunay Triangulation

dr-cu

VLSI Detailed Routing Tool Developed by CUHK

dreamplace

Deep learning toolkit-enabled VLSI placement

dreamplacefpga

An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit

edaskel

A skeleton EDA App in C++, featuring design data parsers (using Boost.Spirit), a basic GUI with Qt, a Tcl shell (with non-polling integration with the Qt event loop), a CMake build system, and a testing framework

eigen-git-mirror

Git mirror of the official Eigen's repository -- PULL REQUEST MUST BE SENT TO: https://bitbucket.org/eigen/eigen

examples

A set of examples around pytorch in Vision, Text, Reinforcement Learning, etc.

fastroute4-lefdef

LEF/DEF/Rsyn-based port of Iowa State's open-source FastRoute 4.1

firrtl

Flexible Intermediate Representation for RTL

flowtune

galois

Galois: C++ library for multi-core and multi-node parallelization

gan-compression

[CVPR 2020] GAN Compression: Efficient Architectures for Interactive Conditional GANs

gcov

code coverage for c

helloworld

test github

ioplacer

IO and Pin Placer for Floorplan-Placement Subflow

iree

👻

itdp

Incremental Timing-Driven Placement, problem C of ICCAD contest 2015

iverilog

Icarus Verilog

jemalloc

kahypar

KaHyPar (Karlsruhe Hypergraph Partitioning) is a multilevel hypergraph partitioning framework providing direct k-way and recursive bisection based partitioning algorithms that compute solutions of very high quality.

kinglerpar

Next-Generation FPGA Place-and-Route